

SM2258 B0KB F/W Release Note

FW Package	MP Tool Version	ISP Version	Note
P0925A	P1004A	P0925A	<ul style="list-style-type: none"> ● Add the ID check for the switch between Intel L06B and B0KB. ● Add CID option (offset 0x63[3]) to enable/disable Micron trim register (default enable). ● Enhance RDT read/write and check flow. ● Add RDT result information of total BB block count by CH/CE, TLC start block, and RDT threshold settings. ● Update MIRA DRAM timing settings.
P0824A	P0824A	P0824A	<ul style="list-style-type: none"> ● Update CID default settings ● Bug fix of 3 dies configuration issue ● Add more RDT result information ● Add MIRA DRAM setting ● Enable prepare fast boot when sleep command
P0801B	P0729A	P0801B	<ul style="list-style-type: none"> ● Bug fixes of RDT failure and enhancement of RDT for NAND and DRAM self-test. ● Enable switchable NAND I/O DDR400/DDR200 by CID. ● Bug fix of SPOR and DEVSLP issues.
P0718A	P0715A	P0718A	<ul style="list-style-type: none"> ● Initial enablement of Intel B0KB. ● Fixes of SPOR issue. ● Enrich MP Tool features for efficient MFG. ● Enhance RDT function for MFG.
P0603	P0531A	P0603	<ul style="list-style-type: none"> ● Initial enablement of Micron B0KB.

Note:

1. F/W and ISP update is recommended.
2. History # is denoted by "Version-Date".

This document is for information only and is subject to change without notice. Silicon Motion, Inc. reserves the right to make changes in the product design without reservation and without notice to its users.